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Abstract-
Tbe development of digital ASIC's witb a large ........ st .... 
tes a lot of doubts when the en.fÚDeer must déSÍgo. a test 
8trat~~. Th~ dRS¡~ of f\1l indnfit.rial cireuit MvifllM a 
test to be made qu.te similar to tbe normal field fUDC-
tioning,. If the siz-é of the die is large or quite oomplex 
tbis idea can be unreachable. Tbe teCbniques ol autom .... 
tic test ma,ybe relevaDt, tboudl it should be increased 
thA cell and rtmtlDg~A. If tlie mr."IIit hu hftfUl d@!'lig-
ned with a hierarcmcal mannex" with separated blocks, 
01" works with some precompiled megaceUs, tba applica-J' 
tion of these ted:miqtle8 ean be iD.advisable, so that We 
:f\~dth~~::a~~!!'°fur ~h!~c!:f::etio:~f:~:s: r:! 
a large <:ligital cir<:1Út, it bas been introduced soma addi-
tiouaJ. simple circúits ab1e to make visible some p .... t. of 
tbe whole chip. Those ideas haYe been introduced in 8D 
industrial circuit which today is beil1g manufacturcd. 
1. INTRODUCTION 
Obtaining a test covering of a digital integrated cir-
cuit is one of the stages which implies a lot of effort 
in the designing chain. Tf the design has a hllge si7.e 
this work can be performed by the VHDL compiler 
[1]. Ita function consists of introducing scan-path 
chains [2] plus the generation of a set of test vec-
tors for them, where the original configuration of 
the circuit is modified and all of the nodes within 
the circuits are tcsted [3]. 
Even if the components of the cucuit cannot be led 
by the test compiler (such as precompiled cells, bi-
duectional internal blli!es, latches, ... etc), or the 
design is so large that the circuit must be deve-
loped in smaller blocks by different designers, the 
task becomes more complexo In the former case 
the designer mlli!t "trlli!t" in the effectiveness ofthe 
test, together with a particular ruler for the VHDL 
code generation. In the latter it is necessary the 
optimization of the whole design by a test desig-
ner different to the one who designed every single 
block, where an additional effort is required (as re-
gards the size of the whole design, the memory of 
the work station ... ). 
If there are not enough pins for testing the cÍr-
cuit, the total number of test vectors generated by 
the test compiler can exceed the maximum number 
allowed by the foundry. In large circuits there is an 
additional risk due to the dock delays that maybe 
big enough to produce lace problems. Tlris test 
cucuit can mask unchecked delay problems, since 
the foundry only checks the test stimulus, which 
are not ncccssary to be functional vectors. 
In this paper we propase a set of simple digital 
modules, which have been llsed in the development 
of au illtegrat.ed circuit. under the condit.ions s(,a-
ted aboye. Some internal structures have been ta-
ken into consideration in order to introduce sorne 
specific circuits in their test. This method can be 
lli!ed as a model for other large circuits because it 
does not exdude the use of automatic test tools 
in internal blocks of the circuit. In section 11 it is 
described the most used structured of the circuit, 
whose task consists of making it observable. In sec-
tion III a stopping the general clock technique and 
improve the efficacy of the aboye Cilcuit is propo-
sed. In section IV it's described a mÍxed strategy 
of "scan-path", plus the viewer fOI more complex 
modules. 
II. DESCRlPTION OF THE VIEWER cmCUlT 
One repetitive structure typical of large size ASIC 
consists of connecting sorne blocks (operators and 
registers) to a bus. This bus is not usually visible 
trom the outer, so that the connected blocks are 
not visible too. The scan-patk technique has sol-
ved tlris problem adding some scan chains to the 
circuit. This solution introduces multiplexers in 
the cucuits and increases the routing and cell area. 
The proposed structure takes into account the in-
ternal bus as a central part of the described mo-
dule. A11 the elements are attached to it, and as a 
result its observation can improve the testability of 
the whole block. The controllability of the module 
is performed introducing a functional analysis, so 
we don't have to make an internal modification of 
it. 
Figure 1 shows the proposed module for making 
visible all the blocks with this internal structure. 
Consists of a counter plus a multiplexer based on 
three-states gates which shows in a serial mode the 
bus contento 
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The additíonal area introduced by this structure is 
very small, compared with that introduced by the 
scan-path. The size of this structure in indepen-
dent from the number ofregisters and operators at-
tached to the bus, and only depends on the number 
of signals that can be observed. The dassica! scan-
path technique increases the area when the number 
of fiip-flops grows. To improve the efficacy oí the 
module it has been necessary to introduce a stop 
dock mechanism which allows the bus content to 
be "freezed". 
BUS(O) 
BUS(I) 
BUS(n) 
HAB ----;.; COUNTER+ 
CK_TEST-!...I_DIl_CO_D_ER __ ...J 
Figure 1: 
III. SYSTEM CLOCK STOPPING 
Figure 2 shows the designed module for perforrning 
the dock stop. The aim ís let the dock free of glit-
ches that may lead the to undesirable situations, 
and also maintaín an unique dock pino In this way, 
the vector compression algorithm for test machine 
are possible to be íntroduced [3] Obviously, with 
this technique, the total vector number grows wit-
hin Lhe nUll1ber oC cO!lnecled modules. However, 
this growth is not effective, if the compression vec-
tor algorithms are applied. 
Figure 2 shows the proposed algorithm chart, limi-
ted by the active edge of the general elock, which 
is a rise edge. 
IV. MIXED TECHNIQUE 
This technique can be spread to circuits with ot-
her different structures. Those modules without 
interna! buses can be tested introducing a scall-
patá circuit and associate the output to a ''víewer'' 
that improves the efficiency of the scan path vec-
t.ors. Random puls<?.5 can be introduced in t.he scan 
Cll< D----1lI------~ 
Figure 2: 
chain since those generated by the automatic test 
tool can be used. This can improve the test cover 
índex of the "dark" modules, taking into account 
the lirnited number of the test vectors required by 
the fom;dry. Tf t,here are severa! blocks t,he ¡¡ame 
random sequence can be injected to alI the blocks 
simultaneously. 
SCANJN 
Figure 3: 
V. CONCLUSIONS 
A simple test scheme for a large circuit with dif-
ferent blocks has been proposed. It consÍsts of a 
technique which allows the use of functional vec-
tor patterns and improves the observabillty of the 
whole circuito The use of those vectors let the de-
tection of problems with different nature, such as 
clock race. The functional vectors must show the 
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presence of those problems, so they must be inc1u-
ded in the whole vector seto 
The test of a large circuit inc1uding macrocells has 
been performed. It has a such a size that a SUN 20 
station was unable to store it into it's memory (256 
Mb) to ínsert the test círcuit for the whole design 
and then reoptímize it. 
The whole set implies an important reduction of 
test area and as a result, ofthe whole circuito Sorne 
functional and race problems can be detected. The 
whole circuit has obtained a test covering index of 
90% and a final area reduction of a 20% compared 
to the solution with the automatic test. This re-
ductíon is due to a save in the standard cell afea 
(DFFR=2097.6 pm2 , SFFR=2523.2 pm2 in the 
ES2 library) and the routing area (the presence of 
the signa! for activating the "scan-path" mecha-
nism, the data signal that it introduces, which at-
taeh to al! the fiip-fiops ofthe circuit). The second 
effect ís the most important, in most cases. 
Those teehnique are applied to au large size ASIC 
for industrial aims. Now it's in prototype test 
phase. 
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